电子研发工程师英文简历表格范本
一份好的简历不仅有主题突出的经历，而且有特点的包装和格式是吸引注用人单位人事经理的主要方面之一。如果使用各种字体格式，如斜体、大写、下划线、首字突出、首行缩进或尖头等等方式，有重点有节奏地表达思想。有些求职者以为另类的简历会让人耳目一新，所以往往追求新、奇的特色。除非是你寻求的职位有些别样，最好是在简洁、醒目上下功夫，不要过于花哨，否则适得其反。
下面是范本大全小编和大家分享的电子研发工程师英文简历表格，更多内容请关注(www.wstdw.com)。
| Name：fwdq | Hukou：Shanghai | |||||
| Residency：Shanghai | Work Experience： | |||||
| Current Salary： | Tel： | |||||
| E-mail：www.wstdw.com | ||||||
| Career Objective | ||||||
| Desired Industry： | Electronics/Semiconductor/IC ,Science/Research ,Government ,Others ,Testing, Certification | |||||
| Desired Position： | Senior Hardware Engineer ,Semiconductor Technology, Branch Office Manager ,Chief Representative ,Research Specialist Staff | |||||
| Desired address： | Shanghai ,Hongkong ,Beijing ,Taiwan ,Macao | Desired Salary： | Negotiable | |||
| Work Experience | ||||||
| 20xx/06—Present | ***Company | |||||
Industry: Electronics/Semiconductor/IC
Intel Flash Engineering Department Individual Contributor
Responsibilities：
I have been working in Intel Flash Assembly & Test Engineering
Department as an Individual Contributor since June of 20xx.
Being Leader of ATE Yield team, I have been working with the team members to improve the products yield. Our efforts are paid off:
| ||||||
| 20xx/01—20xx/05 | Intel(Shanghai) Technology Development Ltd. Company | |||||
Industry: Electronics/Semiconductor/IC
Intel STTD-China Department Electronics Development Engineer Responsibilities：
| ||||||
| 20xx/05—20xx/01 | Nanyang University of Science & Technology | |||||
Industry: Electronics/Semiconductor/IC
Electronics & Electrical Engineering Department Research Fellow Responsibilities：
| ||||||
| Project Experience | ||||||
| 20xx/01—Present | Assembly NPI (New Product Introduction) | |||||
| Project Description: To introduce more products into Intel Flash Assembly factory, I join Assembly NPI team and work as the team leader. I coordinate with IE, Planner, Marketing guy and Engineer to select new product items, do demo in factory, and then qualify it. Responsibility: I am working as NPI Team leader and coordinate all team members, define the NPI candidate, make Assembly build plan, follow up the progress. | ||||||
| 20xx/01—20xx/12 | Marginal Electrical Boards Rescue | |||||
| Project Description: To rescue some electrical boards of testing equipment, a Task Force team was built up and led by me. We categorized each kind of board, made historical failure analysis on each kind of board and around &2.5 million dollars was saved finally. Responsibility: Being the team leader, I took the job of data analysis, define each member's role, make program plan, coordinate each team member and follow up the progress. | ||||||
| 20xx/10—20xx/05 | Optimization the current Test Process Order for Flash Memory | |||||
| Project Description: To simplify the current Test procedure and enhance the working efficiency, a Task Force team has been called and started by me. Responsibility: Being the Project leader, I take the main responsibility, such as, design, plan, organize and implement. | ||||||
| 20xx/05—20xx/12 | Test Yield of Flash memory Improvement | |||||
| Project Description: To improve the test yield of different products, a Task Force team was built up and led by me. Being the team leader, I worked with all team members to dig out the failure root cause for each product, defined action taken plan for each emergency case, coordinated each team member and make pro-active plan to avoided unexpected things happen. Responsibility: Being the team leader of Improving Test Yield, coordinate each team member, make program plan and follow up. | ||||||
| Education and Training | ||||||
| 20xx/05—20xx/01 | Nanyang University of Science & Technology Microelectronics Doctorate | |||||
| I worked in Nan yang University of Science & Technology as a Research Fellow. I major at Gate oxide Reliability research in the duration. | ||||||
| 20xx/03—20xx/03 | Seoul National University of Korea Microelectronics Others | |||||
| I had been working in National Physical Lab of Seoul National University in Korea since March of 20xxto March of 20xxas a Post-doctor. Where I unhook the project of research & development of Carbon-Nan tube Biosensor. And only after one year, an EIS sensor based on CMOS technology has been successfully produced. And one SCI paper about it has been published in Semiconductor Science and Technology. | ||||||
| 20xx/03—20xx/03 | Shanghai Institute of Microsystemsand Information Technology，Chinese Academy of Sciences InformationTechnology Doctorate | |||||
| 20xx/09—20xx/03 | Nanjing University of Science & Technology Material Science and Engineering Master | |||||
| Being a master student of this period, I have published one EI paper about Super-fine metal power's electrical characteristics. | ||||||
| 20xx/09—20xx/07 | Nanjing University of Science & Technology Material Science and Engineering Bachelor | |||||
| 20xx/07—20xx/07 | Assistant Engineer in Quality Verification Department, Boiler Factory in Zhengzhou city of Henan resistant Engineer in Quality Verification Department | |||||
| Professional Skills | ||||||
| Language Skills： | English: EXCELLENT Korean:AVERAGE | |||||
| Computer Skills： | Technology skilled 96Month SAPunderstanding 8Month | |||||
| Certificate： | 20xx/11MCSE 20xx/06CET6 | |||||
| Self-appraisal | ||||||
| 7 years working experience of Semiconductor Industry and where 2 years overseas working/study experience. Smart working, innovation thinking and very talented creative working model. | ||||||